

Scheduling Optimization on the Simbus Backplane

Dale Martin, Philip Wilsey - Clifton Labs, Inc.

Robert J. Hoekstra, Eric R. Keiter,

Scott A. Hutchinson, Thomas V. Russo, and

Lon J. Waters - Sandia National Labs

Presentation Outline


- Quick overview of the Simbus project
- Fixed time-step algorithm and it's problems
- Variable time-step scheduling algorithm
- Results
- Conclusion

Simbus Project Goals

- Enable parallel mixed-signal simulation
 - Leverage XYCE and Savant/Tyvis/Warped (STW)
 - Leverage existing models
 - Rules out VHDL-AMS
 - Leverage parallel computing infrastructure


\$0.25 Tour of Simbus

- Backplane Solution
 - XYCE executes SPICE models
 - STW executes VHDL models
 - Simbus is the glue
 - Does the scheduling
 - Delivers events




What are the domain boundaries?

- What are they in “real life”?
 - A/D converters




What are the domain boundaries? (2)

- What are they in “real life”?
 - D/A converters



What are the domain boundaries? (3)


- What are they in “real life”?
 - Other circuits acting as one or the other



Modeled domain boundaries

- Explicit models for domain crossing devices.
 - Currently A/D and D/A devices.
 - More models could be produced for domains in the “other” category.
- Model instances are required in both SPICE and in VHDL.

Example



Backplane “Glue”


```
PluginDir: "/opt/simulation/simbus/plugins"
```

```
Simulators {  
  TyvisSimulation {  
    SimulationPlugin : "a2d-master.la"  
  }  
  
  XyceSimulation {  
    NetList : "diff-amp-test.ckt"  
  }  
}
```

Fixed Time-Step (FTS) Scheduling

- Requirements
 - Non-zero latencies not allowed across backplane
 - Fixed time-step
 - Bounded by minimum conversion time
 - => Fixed minimum conversion time for all domain boundaries

FTS Scheduling (2)




Analog Simulator
Committed Time: 0ns

Digital Simulator 1
Next event: 250 ns
Committed Time: 0 ns

Digital Simulator 2
Next event: 350 ns
Committed Time: 0 ns

FTS Scheduling (3)




FTS Scheduling (4)

- The problems with FTS scheduling:
 - Inefficient, especially if we have low latency domain converters (e.g. FETs/transistors)
 - E.g. fixed step could be on the order of nanoseconds, where our system clock is at tens or hundreds of nanoseconds

Variable Time-Step (VTS) Scheduling

- How can we pick a bigger time-step?
 - Maximum time-step == time until next backplane crossing event
 - We can get this for the event driven simulators
 - We cannot know this from the continuous simulator

VTS Scheduling (2)




Analog Simulator
Next Event: ??
Committed Time: 0ns

Digital Simulator 1
Next event: 250 ns
Committed Time: 0 ns

Digital Simulator 2
Next event: 350 ns
Committed Time: 0 ns

Execution, No Event Generated




Analog Simulator
Next Event: ??
Committed Time: 250 ns

Digital Simulator 1
Next event: 250 ns
Committed Time: 0 ns

Digital Simulator 2
Next event: 350 ns
Committed Time: 0 ns

Execution, Event Generated



Analog Simulator
Next Event: ??
Committed Time: 150 ns

Digital Simulator 1
Next event: 250 ns
Committed Time: 0ns

Digital Simulator 2
Next event: 170 ns
Committed Time: 0 ns

Results

	FTS Scheduler			VTs Scheduler		
	ADC Example	DAC Example	U-Shaped Example	ADC Example	DAC Example	U-Shaped Example
Mean Execution Time	0.16s	7.52s	5.9	0.12s	9.03	4.03
Speedup				24.05%	-20.05%	32.30%
Scheduling Overhead	0.33%	16.22%	13%	1.5%	0.38%	0.92%
Digital Contribution	73.4%	77.97%	71.77%	70.92%	98.36%	87.26%
Analog Contribution	8%	0.30%	3.0%	7.29%	0.53%	4.58%
Total Backplane Overhead	18.56%	21.73%	25.23%	21.79%	1.11%	8.16%

Conclusions

- Efficient scheduling is important in mixed-signal systems
- Fixed time steps will not work well in general
- Variable time-step scheduling can improve performance